

Home | Login | Logout | Access Information | Ale

Welcome United States Patent and Trademark Office

	MELEASE Z.3							
Search Res			BROWSE	SEARCH	IEEE XPLORE GUIDE			
Your search	((((boolean <near 15=""> (expressio matched 10 of 103 documents. of 100 results are displayed, 25 to</near>						⊠ e-mail	
» Search Op	tions							
View Session History		Modify Search						
New Search		((((boolean <near 15=""> (expression*, statement*, instruction*, microinstruction*) <and search=""></and></near>						
			Chec	k to search only within this res	ults set			
» Key		Disp	ay Fo	rmat:	C Citation & Abstra	act		
IEEE JNL	IEEE Journal or Magazine							
IET JNL	IET Journal or Magazine	view selected items Select All Deselect All						
IEEE CNF	IEEE Conference Proceeding							
IET CNF	IET Conference Proceeding		1.	The Texas Instruments 340				
IEEE STD	IEEE Standard			Asal, M.; Short, G.; Preston, T.; Simpson, R.; Roskell, D.; Guttag, K.; Computer Graphics and Applications, IEEE				
				Volume 6, Issue 10, Oct. 19	- · · ·			
				Digital Object Identifier 10.11 AbstractPlus Full Text: PDF Rights and Permissions				
		•		Ingilia and Commandia				
	·		2.	Volume 10, Issue 7, July 19	utenbar, R.A.; tegrated Circuits and Sy 91 Page(s):871 - 894	bility study stems_IEEE Transactions on		
				Digital Object Identifier 10.11				
				AbstractPlus Full Text: PDF Rights and Permissions	(2308 KB) TEEE JNL			
			3.	Automatic test-generation of Paradkar, A.; Tai, K.C.; Vouk Reliability, IEEE Transactions Volume 45, Issue 4, Dec. 19 Digital Object Identifier 10.11	, M.A.; s.on 996 Page(s):515 - 530	e testing]		
				AbstractPlus Full Text: PDF Rights and Permissions	(1320 KB) IEEE JNL			
			4.	Using a resource-limited in Steven, F.L.; Steven, G.B.; W Computers and Digital Techn Volume 142, Issue 1, Jan. 1	/ang, L.; liques, JEE Proceedings-	evaluate the iHARP processor		
				AbstractPlus Full Text: PDF	(656 KB) IET JNL			
	·		5.	• •	Chiao; Jean Jyh-Jiun Si I Test, 2005. (VLSI-TSA	ng for instruction bus nann; Chung-Ping Chung; Wen- DAT), 2005 IEEE VLSI-TSA Inte	•	
				AbstractPlus Full Text: PDF Rights and Permissions	(264 KB) IEEE CNF			

6.	Efficient scheduling techniques for ROBDD construction Murgai, R.; Jain, J.; Fujita, M.; VLSI Design, 1999. Proceedings, Twelfth International Conference On 7-10 Jan. 1999 Page(s):394 - 401 Digital Object Identifier 10.1109/ICVD.1999.745188 AbstractPlus Full Text: PDF(248 KB) IEEE CNF Rights and Permissions
7.	Constrained mathematics analysis of uncertain variables Cooper, J.A.; Systems, Man, and Cybernetics, 1998, 1998 IEEE International Conference on Volume 4, 11-14 Oct. 1998 Page(s):3206 - 3211 vol.4 Digital Object Identifier 10.1109/ICSMC.1998.726496 AbstractPlus Full Text: PDE(368 KB) IEEE CNF Rights and Permissions
8.	On-line testable logic design for FPGA implementation Burress, A.L.; Lala, P.K.; Test Conference, 1997. Proceedings International 1-6 Nov. 1997 Page(s):471 - 478 Digital Object Identifier 10.1109/TEST.1997.639653 AbstractPlus Full Text: PDF(380 KB) IEEE CNF Rights and Permissions
9.	Automatic test generation for predicates Paradkar, A.; Tai, K.C.; Vouk, M.A.; Software Reliability Engineering, 1996. Proceedings Seventh International Symposium on 30 Oct2 Nov. 1996 Page(s):66 - 75 Digital Object Identifier 10.1109/ISSRE.1996.558700 AbstractPlus Full Text: PDE(968 KB) IEEE CNF Rights and Permissions
10.	An evaluation of the iHARP multiple instruction issue processor Steven, F.L.; Steven, G.B.; Liang Wang; EUROMICRO 94. System Architecture and Integration. Proceedings of the 20th EUROMICRO Cor 5-8 Sept. 1994 Page(s):437 - 444 Digital Object Identifier 10.1109/EURMIC.1994.390414
	AbstractPlus Full Text: PDF(608 KB) IEEE CNF Rights and Permissions

indexed by च्चे Inspec° Help Contact Us Privac

© Copyright 2006 IE